


## Application Note

# Synaptic Labs' MBMC version 3.2.xx upgrade note

## 1.0 SLL HBMC v3.1.x Original Configuration

With the external PLL configuration, SLL HBMC IP version 3.1.x requires 4 clocks :

- **i\_hbus\_clk\_0** : clock driving the Hyperbus controller
- **i\_hbus\_clk\_90** : clock for driving some memory I/O Signals. It operates at the same frequency as **i\_hbus\_clk\_0** but is phase shifted 90 degrees
- **i\_hbus\_clk\_180** : clock for driving some memory I/O Signals. It operates at the same frequency as **i\_hbus\_clk\_0** but is phase shifted 180 degrees.
- **i\_iavs0\_clk** : clock driving the Avalon-MM interface. When SLL HBMC IP is configured to run at a single clock speed, this clock is connected to **i\_hbus\_clk\_0** clock.




## 1.1 SLL MBMC v3.2.x Updated Configuration

The update core does not require the **i\_hbus\_clk\_180** clock, making the interface simpler. When updating the design, ensure to update the PLL configuration by removing the phase shifted 180 degrees clock.

With the external PLL configuration, SLL MBMC IP version 3.2.x requires only 3 clocks :



- **i\_hbus\_clk\_0** : clock driving the Hyperbus controller
- **i\_hbus\_clk\_90** : clock for driving some memory I/O Signals. It operates at the same frequency as **i\_hbus\_clk\_0** but is phase shifted 90 degrees
- **i\_iavs0\_clk** : clock driving the Avalon-MM interface. When SLL MBMC IP is configured to run at a single clock speed, this clock is connected to **i\_hbus\_clk\_0** clock.



## 1.2 Altera IO PLL Configuration on the **ARRIA 10** and **Cyclone 10 GX** FPGA

When configuring Altera's IO PLL , please ensure that

- Outclock0 is renamed to **clk\_0**.
- Outclock1 is renamed to **clk\_90** and phase shift is set to 90 degrees.s.
- Outclock2 is renamed to **clk\_core** (Only needed when SLL MBMC IP is configured with separate clocks on the memory channel and Avalon-MM channel )




## 2.1 Option A – Same Clock for the External Memory channel and Avalon-MM channel.


This configuration shows how to connect SLL MBMC IP so that the external memory channel operates at the same frequency as the Avalon-MM bus interface. The advantage of this configuration is lower circuit area.

### 2.1.1 Clocking (PLL) Wizard Configuration

The figure below shows a typical example of configuring the Clocking wizard . In this case, the clocks for the Memory channel and Avalon-MM interface channels are all set to 100 Mhz.



### 2.1.2 SLL MBMC Configuration




In this example, SLL MBMC IP is configured with :

- AXI/Hyperbus Clock Dependency : **External PLL**
- AXI/Hyperbus Clock Dependency : **One clock**

## 2.1.3 SLL MBMC wiring

Ensure that the PLL name is altpll\_0



### Altera PLL output clock 0 (c0)

- Connect to i\_hbus\_clk\_0 and i\_iavs0\_clk on SLL MBMC IP
- Connect to other Avalon-MM slaves and masters clock sinks

### Altera PLL output clock 1 (c1)

- Connect to i\_hbus\_clk\_90 on SLL MBMC IP


*Note how i\_hbus\_clk\_0 and i\_iavs0\_clk are connected to the same clock.*

## 2.2 Option B – Different Clocks for the External Memory channel and Avalon-MM channel .


This configuration shows how to connect SLL MBMC IP so the external memory channel operates at a different clock frequency than the Avalon-MM bus interface.

### 2.2.1 Clocking Wizard Configuration

The figure below shows a typical example of configuring the Clocking wizard . In this case, the clocks for the memory channel are all set to 150 Mhz, while the clock for the Avalon-MM interface channel is set to 100 Mhz.



### 2.2.2 SLL MBMC Configuration




In this example, SLL MBMC IP is configured with :

- AXI/Hyperbus Clock Dependency : **External PLL**
- AXI/Hyperbus Clock Dependency : **Two clocks**

## 2.1.3 SLL MBMC wiring

Ensure that the PLL name is altpll\_0



### Altera PLL output clock 0 (c0)

- Connect to i\_hbus\_clk\_0 on SLL MBMC IP

### Altera PLL output clock 1 (c1)

- Connect to i\_hbus\_clk\_90 on SLL MBMC IP

### Altera PLL output clock 2 (c2)

- Connect to i\_iavs0\_clk on SLL MBMC IP
- Connect to other Avalon-MM slaves and masters clock sinks

Note how i\_hbus\_clk\_0 and i\_iavs0\_clk are connected to a different clock.

*Important :*

*Please note that SLL MBMC contains a script that sets timing constraints for the Memory IO signals. For the external PLL configuration, this script assumes that in Qsys, Altera PLL's instance name is altpll\_0.*